Measurements of 1/f noise in Si and Si 0.64 Ge 0.36 pMOSFETs are compared with theoretical models of carrier tunnelling into the oxide. Reduced noise in the heterostructure device as compared to Si is shown to be primarily associated with an energy dependant density of oxide trap states and a displacement of the Fermi level at the SiO 2 interface in the heterostructure relative to the Si control.
The device structure investigated in this work is shown in figure 1 . Devices have an in-situ doped polysilicon gate and single high doped source-drain implants (BF 2 @ 5×10 15 cm -2 , 50 keV). The SiGe device has a 2 nm Si cap, further details are given elsewhere (1) .
For interpretation of the 1/f noise we assume a theory of Carrier Number Fluctuations (CNF) associated with tunnelling into the gate oxide, originally proposed by McWhorter (2) and now widely used. However, as pointed out by Martin and co-workers (4), the total effective mobility should be considered and it is not correct to ignore the fluctuations in interface roughness scattering which are driven by those in carrier number. Such a prediction is shown in figure 3 , however, once again a poor agreement with experiment is found (CMF2). Finally, and for simplicity, we consider CNF only and, following Mathew et al. (5) , assume that the density of trap states ox N increases with hole energy.
Allowing ox N to vary gives an ideal fit and realistic profiles for ox N . This picture accounts for the increased noise at high carrier densities, above that given by the simple carrier number theory with an energy independent density of trap states.
We have found evidence to suggest that the low 1/f noise in the heterostructure as compared to a silicon control, for the same gate overdrive, arises through a lower density of active oxide trap states, as a result of the band offset of strained SiGe relative to Si. The reduced low frequency noise of SiGe devices coupled with enhanced maximum voltage gain implies a promising future in analogue applications. 
